MAX1813
Dynamically-Adjustable, Synchronous Step-Down
Controller with Integrated Voltage Positioning
22 ______________________________________________________________________________________
an internal 40kΩ pullup for about 4µs to see if the pin
voltage can be forced high (Figure 7). If the pin voltage
cannot be pulled to a logic high, the pin is considered
low impedance, and its impedance-mode logic state is
low. If the pin can be pulled to a logic high, the imped-
ance is considered high and so is the impedance-
mode logic state. Similarly, if the voltage level on the
pin is a logic high, an internal switch connects the pin
to an internal 8kΩ pulldown to see if the pin voltage can
be forced low. If so, the pin is high impedance, and its
impedance-mode logic state is high. In either sampling
condition, if the pin’s logic level does not change, the
pin is determined to be low impedance, and the imped-
ance-mode logic state is low.
A high pin impedance (logic high) is 100kΩ or greater,
and a low impedance (logic low) is 1kΩ or less. The
guaranteed levels for these impedances are 95kΩ and
1.05kΩ to allow the use of standard 100kΩ and 1kΩ resis-
tors with 5% tolerance.
Output Voltage Transition Timing (TIME)
The MAX1813 is designed to perform output voltage
transitions in a controlled manner, automatically mini-
mizing input surge currents. This feature allows the cir-
cuit designer to achieve nearly ideal transitions,
guaranteeing just-in-time arrival at the new output volt-
age level with the lowest possible peak currents for a
given output capacitance. This makes the IC very suit-
able for IMVP-II CPUs and other CPUs that operate in
two or more modes with different core voltage levels.
The IMVP-II CPUs operate at multiple clock frequencies
and require multiple core voltages. When transitioning
*Float = no connection
Comentários a estes Manuais