Rainbow-electronics MAX1181 Manual do Utilizador Página 12

  • Descarregar
  • Adicionar aos meus manuais
  • Imprimir
  • Página
    / 19
  • Índice
  • MARCADORES
  • Avaliado. / 5. Com base em avaliações de clientes
Vista de página 11
MAX1181
five clock cycle latency between any particular sample
and its corresponding output data. The output coding
can be chosen to be either straight offset binary or twos
complement (Table 1) controlled by a single pin (T/B).
Pull T/B low to select offset binary and high to activate
twos complement output coding. The capacitive load
on the digital outputs D0AD9A and D0BD9B should
be kept as low as possible (<15pF), to avoid large digi-
tal currents that could feed back into the analog portion
of the MAX1181, thereby degrading its dynamic perfor-
mance. Using buffers on the digital outputs of the ADCs
can further isolate the digital outputs from heavy capaci-
tive loads. To further improve the dynamic performance
Dual 10-Bit, 80Msps, +3V, Low-Power ADC with
Internal Reference and Parallel Outputs
12 ______________________________________________________________________________________
S3b
S3a
COM
S5b
S5a
INB+
INB-
S1
OUT
OUT
C2a
C2b
S4c
S4a
S4b
C1b
C1a
INTERNAL
BIAS
INTERNAL
BIAS
COM
HOLD
HOLD
CLK
INTERNAL
NONOVERLAPPING
CLOCK SIGNALS
TRACK
TRACK
S2a
S2b
S3b
S3a
COM
S5b
S5a
INA+
INA-
S1
OUT
OUT
C2a
C2b
S4c
S4a
S4b
C1b
C1a
INTERNAL
BIAS
INTERNAL
BIAS
COM
S2a
S2b
MAX1181
Figure 2. MAX1181 T/H Amplifiers
Vista de página 11
1 2 ... 7 8 9 10 11 12 13 14 15 16 17 18 19

Comentários a estes Manuais

Sem comentários