
Timing Diagrams (Continued)
TL/H/11390–19
Note: If CS is low during power up of the power supply voltages (AV
a
and DV
a
) then CS needs to go high for t
CS(H)
. The data output after the first conversion is
invalid.
FIGURE 7. ADC10731 CS Low during Conversion
14
Comentários a estes Manuais