Rainbow-electronics DS2761 Manual do Utilizador Página 4

  • Descarregar
  • Adicionar aos meus manuais
  • Imprimir
  • Página
    / 24
  • Índice
  • MARCADORES
  • Avaliado. / 5. Com base em avaliações de clientes
Vista de página 3
DS2761
4 of 24
Table 1. DETAILED PIN DESCRIPTION
SYMBOL DESCRIPTION
CC
Charge Protection Control Output. Controls an external P-channel high-side charge
protection FET.
DC
Discharge Protection Control Output. Controls an external P-channel high-side
discharge protection FET.
DQ
Data Input/Out. 1-Wire data line. Open-drain output driver. Connect this pin to the
DATA terminal of the battery pack. Pin has an internal 1mA pulldown for sensing
disconnection.
PIO
Programmable I/O Pin. Used to control and monitor user-defined external circuitry.
Open drain to V
SS
.
PLS
Battery Pack Positive Terminal Input. The DS2761 monitors the pack plus terminal
through PLS to detect overcurrent and overload conditions, as well as the presence of a
charge source. Additionally, a charge path to recover a deeply depleted cell is provided
from PLS to V
DD
. In sleep mode (with SWEN = 0), any capacitance or voltage source
connected to PLS is discharged internally to V
SS
through 200µA (nominal) to assure
reliable detection of a valid charge source. For details of other internal connections to
PLS and associated conditions see the Li+ Protection Circuitry section.
PS
Power Switch Sense Input. The device wakes up from sleep mode when it senses the
closure of a switch to V
SS
on this pin. Pin has an internal 1mA pullup to V
DD
.
V
IN
Voltage Sense Input. The voltage of the Li+ cell is monitored through this input pin.
This pin has a weak pullup to V
DD
.
V
DD
Power-Supply Input. Connect to the positive terminal of the Li+ cell through a
decoupling network.
V
SS
Device Ground. Connect directly to the negative terminal of the Li+ cell. For the
external sense resistor configuration, connect the sense resistor between V
SS
and SNS.
SNS Sense Resistor Connection. Connect to the negative terminal of the battery pack. In the
internal sense resistor configuration, the sense resistor is connected between V
SS
and
SNS.
IS1
Current-Sense Input. This pin is internally connected to V
SS
through a 4.7kW resistor.
Connect a 0.1m F capacitor between IS1 and IS2 to complete a lowpass input filter.
IS2
Current-Sense Input. This pin is internally connected to SNS through a 4.7kW resistor.
Vista de página 3
1 2 3 4 5 6 7 8 9 ... 23 24

Comentários a estes Manuais

Sem comentários