DS1372
_______________________________________________________________________________________ 3
Note 1: Limits at -40°C are guaranteed by design and not production tested.
Note 2: All voltages are referenced to ground.
Note 3: SCL clocking at maximum frequency = 400kHz.
Note 4: Specified with I
2
C bus inactive, SCL = SDA = V
CC
.
Note 5: Measured with a 32.768kHz crystal attached to the X1 and X2 pins.
Note 6: The I
2
C minimum operating frequency is imposed by the requirement of timeout period.
Note 7: The first clock pulse is generated after this period.
Note 8: A device must internally provide a hold time of at least 300ns for the SDA signal (referred to as the V
IHMIN
of the SCL sig-
nal) to bridge the undefined region of the falling edge of SCL.
Note 9: The maximum t
HD:DAT
must only be met if the device does not stretch the low period (t
LOW
) of the SCL signal.
Note 10: A fast-mode device can be used in a standard-mode system, but the requirement t
SU:DAT
≥ 250ns must then be met.
This is automatically the case if the device does not stretch the low period of the SCL signal. If such a device does stretch
the low period of the SCL signal, it must output the next data bit to the SDA line t
R(MAX)
+ t
SU:DAT
= 1000 + 250 = 1250ns
before the SCL line is released.
Note 11: C
B
= Total capacitance of one bus line in pF.
Note 12: The parameter t
OSF
is the period of time the oscillator must be stopped for the OSF flag to be set over the voltage range of
2.4V ≤ V
CC
≤ V
CC(MAX)
.
Note 13: The DS1372 can detect any single SCL clock held low longer than T
_TIMEOUT
(MIN). The I
2
C interface is in reset state and
can receive a new START condition when SCL is held low for at least T
_TIMEOUT
(MAX). Once the part detects this condi-
tion the SDA output is released. The oscillator must be running for this function to work.
ELECTRICAL CHARACTERISTICS (continued)
(V
CC
= 2.4V to 5.5V, T
A
= -40°C to +85°C, unless otherwise noted.) (Note 1)
Comentários a estes Manuais