EMBEDDED AND NETWORK COMPUTING TECHNOLOGIESUSERS GUIDEQIL-A9260Calao Systems334 rue des Vingt ToisesLe MagistèreII38950 Saint Martin Le VinouxFrancePh
1.1. Microcontroller 1x LFBGA 217-ball fitted on board1.2. Memory 1x 32Kbytes of internal ROM 2x 4Kbytes of internal SRAM 1x 64Kbytes SPI EE
Bank Start address Size DescriptionInternal memories 0x00000000 256MbytesEBI CS0 0x10000000 256Mbytes Available on MBEBI CS1 (SDRAMC) 0x20000000 64Mb
SECTION 41. Configuration1.1. Solder pads configuration Designation Default setting FeatureJP2 closed NAND chip selectopened: Nand chip select not
1.2. Ethernet The DP83848C is wired in RMII mode. 1.3. Expansion connector ● expansion connector (J1) Pin Description Pin Description1 +3.3V 2 GND
1.4. QIL-128 pins connector J3Pin Description Pin Description1 +3.3V 2 GND3 A0 4 D05 A1 6 D17 A2 8 D29 A3 10 D311 A4 12 D413 A5 14 D515 A6 16 D617 A
J4 Pin Description Pin Description1 +3.3V 2 GND3 GPIO_A23/TWD 4 GPIO_B4/TXD05 GPIO_A24/TWCK 6 GPIO_B5/RXD07 GPIO_A25/TCLK0 8 GPIO_B16/TK0/TCLK39 GPIO_
SECTION 51. Schematics1.1. Schematics Datasheet USG-00006-A01 16/20
Datasheet USG-00006-A01 17/20
Datasheet USG-00006-A01 18/20
Datasheet USG-00006-A01 19/20
TABLE OF CONTENTSSection 1...
SECTION 61. ErrataSECTION 71. Revision History1.1. Revision History Date Version Remarks2007-09-18 A01 first versionSECTION 81. COPYRIGHTNotice: The
SECTION 11. Overview1.1. Scope The QIL-A9260 is a ready-to-run compact embedded module based on the AT91SAM9260 processor. It has been designed to b
1.3. QIL-A9260 The module is equipped with an AT91SAM9260 (217-ball LFBGA package) together with the following:● 64Mbytes of SDRAM memory● 256Mbytes
SECTION 2 1. Setting Up the QIL-A92601.1. Electrostatic Warning The QIL-A9260 board is shipped in protective anti-static packaging. The board must n
1.4. Powering Up the Board The QIL-A9260 is supplied by the motherboard. It only needs a +3.3V power supply.1.5. Getting Started The QIL-A9260 key
SECTION 31. Board DescriptionAT91SAM9260 Microcontroller: Incorporates the ARM926EJ-S™ ARM® Thumb® Processor✔ DSP Instruction Extensions, ARM Jazell
Reset Controller (RSTC)✔ Based on a Power-on Reset Cell, Reset Source Identification and Reset Output Control Clock Generator (CKGR)✔ Selectable 32
Four Universal Synchronous/Asynchronous Receiver Transmitters (USART)✔ Individual Baud Rate Generator, IrDA® Infrared Modulation/Demodulation, Manch
Comentários a estes Manuais